
NOII5SM1300A
Table 26. PIN LIST (Notes 1, 2 and 3)
Pin
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
Pin Name
ADC_OUT<0>
ADC_IN
ADC_CMD
ADC_VDDD
ADC_GNDA
ADC_GNDD
ADC_VDDA
ADC_VHIGH
VDDR_LEFT
VDDH
P_DATA<15>
P_DATA<14>
P_DATA<13>
P_DATA<12>
P_DATA<11>
P_DATA<10>
P_DATA<9>
Pin Type
Output
Input
Input
Supply
Ground
Ground
Supply
Input
Supply
Supply
Input
Input
Input
Input
Input
Input
Input
Pin Description
Digital output. ADC data output (LSB).
Analog input. ADC analog input.
Analog input. Biasing of the input stage of the ADC. Connect to ADC_VDDA with R = 50 k W and
decouple with C = 100 nF to ADC_GNDA.
Digital supply voltage. ADC digital supply voltage [3.3 V].
Analog ground. ADC analog ground.
Digital ground. ADC digital ground.
Analog supply voltage. ADC analog supply voltage [3.3 V].
Analog reference input. ADC high reference volt age.Default: Connect to VDDA with R = 360 W
and decouple with C = 100 nF to GNDA.
Analog supply voltage. High reset level [4.5 V].
Analog supply voltage. High supply voltage for HOLD switches in the image core [4.5 V]
Digital input. Data parallel interface (MSB).
Digital input. Data parallel interface.
Digital input. Data parallel interface.
Digital input. Data parallel interface.
Digital input. Data parallel interface.
Digital input. Data parallel interface.
Digital input. Data parallel interface.
1. All pins with the same name can be connected together.
2. All digital input are active high (unless mentioned otherwise).
3. Tie all digital inputs that are not used to GND (inactive level).
http://onsemi.com
28